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he design, implementation, and measurements of a high eiciency and high power wideband GaN HEMT power ampliier are
presented. Package parasitic efect is reduced signiicantly by a novel compensation circuit design to improve the accuracy of
impedancematching. An improved structure is proposed based on the traditional Class-F structure with all even harmonics and the
third harmonic efectively controlled, respectively. Also the stepped-impedance matching method is applied to the third harmonic
control network, which has a positive efect on the expansion bandwidth. CGH40025F power transistor is utilized to build the
power ampliier working at 0.8 to 2.7GHz, with the measured saturated output power 20–50W, drain eiciency 52%–76%, and
gain level above 10 dB.he second and the third harmonic suppression levels are maintained at −16 to −36 dBc and −16 to −33 dBc,
respectively. he simulation and the measurement results of the proposed power ampliier show good consistency.
1. Introduction
With the rapid development of wireless communication
technology, the requirement of speed and frequency resource
of communication is increasing dramatically [1]. For example,
in the fourth-generation mobile communication technology,
radio frequency power ampliiers used in base stations are
expected to have high performances such as high eiciency
and high output power. In order to improve the energy
eiciency and signal coverage area of communication sys-
tems, eiciency and output power of power ampliier have
been a hot topic since 2000 years [2–4]. At the same time,
so as to cover more carriers’ operating frequency bands,
power ampliiers are required to have good performances
of broadband. hus, the importance of power ampliier as
the most critical module in a communication system is self-
evident.
Harmonic tuning is one of key technologies to improve
the eiciency and output power. Various operation classes
such as Class-E [5], Class-F [6], and inverse Class-F [7]
have been proposed. In particular, the Class-F operation has
attracted attention due to its excellent performance [8]. A
typical circuit model of Class-F power ampliier is shown
in Figure 1 in which the Cout and Lout represent package
parasitic efects of the transistor.
he output voltage and current of the transistor in time
domain can be expressed as follows:




�� ⋅ cos (��� + ��)




�� ⋅ cos (��� + ��) ,
(1)
where � is the order of the harmonics and �� and �� are the
phases of the output current and voltage at the �th order,
respectively. he current and voltage are both related to the
impedance at a certain frequency. he impedance of each
harmonic can be expressed as
��⋅� = ���� ⋅ �
��� , (2)
where �� = �� − ��.
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Figure 1: Circuit diagram of a Class-F power ampliier model.











[10] 0.5–1.8, 113 39–40.8 9–10.8 50–69
[11] 1.0–2.9, 97 >39.3 >10.3 >56.8
[12] 1.9–4.3, 78 40–41.8 9–11 57–72
[13] 1.4–2.7, 63 41 (around) 9 (around) 68 (average)
his work 0.8–2.7, 109 43–47 10–14 52–76
According to the theory of Class-F power ampliiers [9],
high eiciency and high output power can be anticipated
when the impedance of all even harmonics is matched to
zero, odd harmonics to ininite, and the fundamental to
50Ω. However, it is extremely diicult to achieve the above
requirements in real practices because of the existence of
ininite orders of harmonics and the shit of the fundamental
impedance caused by the parasitic efects of the package. he
further analysis will focus on improving these two aspects in
order to boost the performance of Class-F power ampliiers.
A new architecture has been proposed to compensate the
parasitic efects of package and improve the harmonic control
ability of the power ampliier. Using CGH40025F transistor,
we designed a power ampliier with the proposed architec-
ture, which operates in range from 0.8 to 2.7GHz with a
relative bandwidth of 109%. he designed power ampliier
realizes saturated output power of over 43 dBm and average
drain eiciency greater than 60%. he recent broadband
power ampliier research works are listed in Table 1. It is
obvious that this work has made great progress compared
with the previous works which have been published in terms
of output power, drain eiciency, frequency of operation, and
gain across the whole frequency band.
2. Analysis and Design of
Class-F Power Amplifier
2.1. Parasitic Efect Compensation. As the frequency goes
higher, the parasitic efect becomes increasingly nonnegligi-
ble. Ignoring package parasitic efect will cause the mismatch
of the transistor’s output impedance. he control of the
fundamental impedance is given irst priority to minimize
the impedance mismatch since the fundamental is the main
output signal.
he conventional circuit of the transistor and the corre-
sponding harmonic control network is shown in Figure 2(a)
[14]. he novel structure is proposed as depicted in Fig-
ure 2(b). With full consideration of the actual package efect
(�out and �out), the improvement of the circuit (introducing
compensation circuit TL4, TL5, and TL6) is presented so
that package parasitic efect is alleviated at the fundamental
frequency to a certain extent.
In the theoretical derivation of this Class-F power ampli-
ier, the ideal reference plane is the voltage-controlled current
source surface of the power transistor (Figure 2(a)). But
the output pin can only reach the package plane (green
dashed box) due to the physical limits of the actual package
(Figure 2(b)). his position deviates from the ideal reference
plane, introducing parasitic efects into actual model.
Microstrip lines TL4, TL5, and TL6 are used to adjust
the electrical length and characteristic impedance so that the
actual transistor’s output impedance is close to the ideal out-
put impedance without packaging. It can be observed that the
measured transistor output impedance with parasitic efect
(black curve) can be shited to the compensated impedance
(blue curve) by adding parasitic regulation, which is closer
to the ideal simulated impedance (red curve) as illustrated
in Figure 3. A measured comparison between before and
ater parasitic compensation is given in Figure 4. One can
see that both drain eiciency and output power increase ater
the addition of the parasitic compensation circuit. Clearly the
parasitic efect is reduced so that the fundamental impedance
matching can be realized better by this design.
2.2. High-Order Harmonics Suppression. According to Fig-
ure 2(a), a conventional Class-F power ampliier by employ-
ing a high-Q harmonic control network is observed, which
can only match harmonics up to the third order. his
traditional harmonic control network severely limits the
bandwidth as well as the ability to control higher order
harmonics; hence, it afects the eiciency and output power
of Class-F power ampliiers greatly [15, 16].
An improved harmonic control network design is
proposed in Figure 2(b). Originating from the princi-
ple of quarter-wave impedance transformation, the input
































Figure 2: Circuit design of (a) conventional and (b) improved harmonic control network.
impedance of the shorted-terminal TL11 combined with TL3
can be expressed as
�4� = ��3,11 tan [�4
�4�
�0 ] � = 1, 2, 3, . . . , (3)
where �3,11 is the characteristic impedance of TL3 and
TL11, �4� is the (4�)th harmonic, and �0 is the fundamental
frequency.
he radial line stub TL10 can maintain the same
impedance characteristics over a wide bandwidth. he total
electrical length of TL10 and TL9 is chosen to be �/8 (� is
the wavelength of the fundamental). he input impedance
of the open-terminal TL10 combined with TL9 can be
approximately expressed as
�4�−2 = −� �9,10
tan [(�/4) (�4�−2/�0)] � = 1, 2, 3, . . . , (4)
where �9,10 is the characteristic impedance of TL9 and TL10





� = 1, 2, 3, . . . . (5)
As seen from (5), the impedance at all even-order har-
monics is matched to zero.
Considering the diiculty of matching and the limited
area of the circuit layout, the odd harmonics are matched
to the third order. Stepped-impedance matching technique
is applied to harmonic control networks of Class-F power
ampliier, which greatly reduces quality factor of the resonant
network.hemicrostrip lines TL2, TL7, and TL8 are added to
the harmonic network as adjusting auxiliary lines. Together
with TL1, the third harmonic is suppressed. For TL1, the input
impedance at point A can be expressed as
�� = −� �1
tan [(�/6) (�3/�0)] , (6)
where �1 is the characteristic impedance of TL1 and �3 is the
third harmonic. �� holds zero for the third harmonic. he
input impedance �in3 can be expressed as
�in3 = ��8�2 tan [6�/�1] + �8 tan [6�/�2]�8 − �2 tan [6�/�1] tan [6�/�2] . (7)
�2 and �8 are the characteristic impedance of TL2 and
TL8, respectively. TL7 is the stepped-impedance line to
reduce relection caused by impedance mismatch. heoret-
ically when the total electrical length of TL2 and TL8 equals
�/12, the impedance of third harmonic is well maintained at
high impedance region over a certain frequency range, which
requires �/�1 + �/�2 ≈ �/12. �/�1 and �/�2 are the electrical
lengths of TL2 and TL8, respectively.
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1.2 1.5 1.8 2.1 2.4 2.70.9
Freq (GHz)
Figure 4: Measured drain eiciency and the output power before
and ater parasitic compensation.
he newly proposed Class-F power ampliier topology
(Figure 2(b)) is superior to the conventional structure (Fig-
ure 2(a)) in the sense that all even harmonics can bematched
to zero and the impedance of the harmonics is controlled at
a much broader frequency band (even harmonics are kept
at low impedance and the third harmonic is kept at high
impedance).
he simulated impedance of the second harmonic
(1.6–5.4GHz) and the third harmonic (2.4–8.1 GHz) are
shown in Figure 5 for both topologies. Compared to the con-
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Figure 5: Simulated second and third harmonics impedance for
conventional and improved structures.
impedance of the second harmonic and the third harmonic
is better maintained in the low impedance zone and high
impedance zone over the whole frequency band, respectively.
Drain current and voltage simulations for the two dif-
ferent topologies are displayed in Figures 6(a) and 6(b),
respectively. It can be observed that the overlap of the drain
current and the voltage waveform in the new topology is
reduced, and therefore the eiciency and output power of the
new topology get higher.
Harmonic control network is also added to the input.he
impedance of the second and third harmonics is matched to
zero and ininite, respectively. he fundamental impedance
of the input and the output needs to be matched to 50Ω. he
inal schematic of designed power ampliier is presented in
Figure 7.
3. Fabrication and Measurement Results
he transistor adopted in this work is CGH40025F, which is
a GaN HEMT from Cree Company. he broadband power
ampliier was implemented on a Rogers substrate with the
dielectric constant of 3.66 and thickness of 0.762mm, as
shown in Figure 8. he gate bias is set as −2.7 V. Setting the
drain voltage at 32V instead of the typically suggested 28V
provides a higher output power at the expense of eiciency.
Measurements were made using a continuous wave. he
measurement and simulation results of output power, drain
eiciency, power added eiciency (PAE), and gain are in good
agreement as illustrated in Figures 9 and 10, respectively. he
measured saturated output power is between 43 dBm and
47 dBm from 0.8 to 2.7GHz giving a bandwidth of 109%.

























































































Figure 8: Picture of the fabricated power ampliier.
he drain eiciency and PAE are between 52%–76% and
48.5%–71%, respectively, and the gain is above 10 dB.
hemaximum output power measured across the band is
47 dBm at 1.4GHz while the minimum is 43 dBm at 2.7GHz.
he maximum drain eiciency measured across the band is
76% at 2GHz with a maximum PAE of 71% at 1.8 GHz. Based
on the results above, it is proved that the newly proposed
structure is feasible in realizing broadband Class-F power
ampliier with high eiciency and high output power.
Measured drain eiciency and gain versus output power
at 0.8, 1.7, 2.0, and 2.6GHz are shown in Figures 11 and
12, respectively. hese frequencies are chosen to cover our
interested frequency range with 0.8GHz and 2.6GHz being
the lower and upper frequencies, 1.7 GHz being the center fre-
quency, and 2GHz being the location where drain eiciency
is maximal. he drain eiciency gradually increases with the





























































Figure 9: Measured and simulated output power, drive eiciency,
and gain versus frequency.
Measured
Simulated















Figure 10: Measured and simulated PAE versus frequency.
increase of output power as depicted in Figure 11. High drain
eiciency can be obtained at high output power.
One can see that when the output power reaches a speciic
value, the gain begins to drop quickly while the eiciency
is increased as shown in Figures 12 and 11. he decrease of
gain suggests the loss of linearity. It is also demonstrated that
high eiciency and high linearity are so diicult to obtain
simultaneously that we have to trade of the design of power
ampliiers.
Figure 13 shows the measured and simulated drain ei-
ciency and gain versus output power at 1.7 GHz. When the
output power arrives at 43 dBm and above, the gain begins to












































Figure 12: Measured gain versus output power at 0.8, 1.7, 2.0, and
2.6GHz.
and measurement agree with each other in the acceptable
range.
Figure 14 shows simulated and measured second and
third harmonic distortion power levels relative to the funda-
mental frequency output power. Harmonic suppression level
at lower frequencies is not as satisfying as at high frequencies,
because the relative test band is wide and harmonics of low
frequencies are included in high fundamental frequencies
inevitably during measurement. In order to better match the
fundamental, we need to compromise on the lower frequency
harmonics impedance matching. he second and the third
harmonic suppression levels aremaintained at−16 to−36 dBc
and −16 to −33 dBc, respectively.











































Figure 13: Comparison between measured and simulated drain
























1.2 1.5 1.8 2.1 2.4 2.70.9
Freq. (GHz)
Figure 14: Measured and simulated second and third relative har-
monics level. he results are presented relative to the fundamental
frequency output power.
4. Conclusions
In this paper, a novel architecture is proposed to compensate
the fundamental impedance ofset due to package parasitic
and suppress harmonics to achieve high eiciency and high
output power. he feasibility of the structure was veriied
by measurement results. he measured results show that
the relative bandwidth is 109% in the range of 0.8–2.7GHz,
the saturated output power is over 43 dBm, the average
eiciency is more than 60%, and the gain is above 10 dB.
he results manifest remarkable advantages over traditional
Class-F power ampliiers.
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